generated from maddiebusig/vivado-template-hog
10 lines
85 B
Verilog
10 lines
85 B
Verilog
module top(
|
|
input clk,
|
|
output [7:0] led
|
|
);
|
|
|
|
assign led = 8'b11111101;
|
|
|
|
endmodule
|
|
|