generated from maddiebusig/vivado-template-hog
32 lines
848 B
Plaintext
32 lines
848 B
Plaintext
[main]
|
|
ROOT=UserIP/rgb_pwm_block
|
|
VENDOR=user.org
|
|
LIBRARY=user
|
|
# What folder the IP shows up under in Vivado IPI
|
|
TAXONOMY=/UserIP
|
|
|
|
[interface.s_axi]
|
|
INTERFACE=xilinx.com:interface:aximm_rtl:1.0
|
|
INFER=true
|
|
PORTS=s_axi_awaddr s_axi_awprot s_axi_awvalid s_axi_awready s_axi_wdata s_axi_wstrb s_axi_wvalid s_axi_wready s_axi_bresp s_axi_bvalid s_axi_bready s_axi_araddr s_axi_arprot s_axi_arvalid s_axi_arready s_axi_rdata s_axi_rresp s_axi_rvalid s_axi_rready
|
|
|
|
[interface.s_axi_aclk]
|
|
INTERFACE=xilinx.com:signal:clock_rtl:1.0
|
|
ENABLEMENT_DEPENDENCY
|
|
INFER=false
|
|
MODE=slave
|
|
PORT.CLK=s_axi_aclk
|
|
PARAMETER.ASSOCIATED_RESET=s_axi_aresetn
|
|
PARAMETER.ASSOCIATED_BUSIF=s_axi
|
|
|
|
[interface.s_axi_aresetn]
|
|
INTERFACE=xilinx.com:signal:reset_rtl:1.0
|
|
INFER=true
|
|
PORTS=s_axi_aresetn
|
|
|
|
[memmap.s_axi]
|
|
BLOCKS=reg_base
|
|
BLOCK.reg_base.BASE_ADDRESS=0
|
|
BLOCK.reg_base.RANGE=32
|
|
|