2025-11-10 04:13:57 +00:00

7 lines
35 B
Verilog

module top_tv
finish
endmodule