Rename memory map name to be more descriptive

This commit is contained in:
Madeline Busig 2025-11-11 00:08:35 -08:00
parent ca6826d53d
commit cff5b413e7

View File

@ -25,3 +25,8 @@ INTERFACE=xilinx.com:signal:reset_rtl:1.0
INFER=true INFER=true
PORTS=s_axi_aresetn PORTS=s_axi_aresetn
[memmap.s_axi]
BLOCKS=reg_base
BLOCK.reg_base.BASE_ADDRESS=0
BLOCK.reg_base.RANGE=32