generated from maddiebusig/vivado-template-hog
Add AXI interfaces to led_controller IP packaging
This commit is contained in:
parent
46c000b94a
commit
c2e6cec4e7
@ -2,7 +2,21 @@
|
|||||||
ROOT=UserIP/led_controller
|
ROOT=UserIP/led_controller
|
||||||
VENDOR=user.org
|
VENDOR=user.org
|
||||||
LIBRARY=user
|
LIBRARY=user
|
||||||
|
|
||||||
# What folder the IP shows up under in Vivado IPI
|
# What folder the IP shows up under in Vivado IPI
|
||||||
TAXONOMY=/UserIP
|
TAXONOMY=/UserIP
|
||||||
|
|
||||||
|
[interface.s_axi]
|
||||||
|
INTERFACE=xilinx.com:interface:aximm_rtl:1.0
|
||||||
|
INFER=true
|
||||||
|
PORTS=s_axi_awaddr s_axi_awprot s_axi_awvalid s_axi_awready s_axi_wdata s_axi_wstrb s_axi_wvalid s_axi_wready s_axi_bresp s_axi_bvalid s_axi_bready s_axi_araddr s_axi_arprot s_axi_arvalid s_axi_arready s_axi_rdata s_axi_rresp s_axi_rvalid s_axi_rready
|
||||||
|
|
||||||
|
[interface.s_axi_aclk]
|
||||||
|
INTERFACE=xilinx.com:signal:clock_rtl:1.0
|
||||||
|
INFER=true
|
||||||
|
PORTS=s_axi_aclk
|
||||||
|
|
||||||
|
[interface.s_axi_aresetn]
|
||||||
|
INTERFACE=xilinx.com:signal:reset_rtl:1.0
|
||||||
|
INFER=true
|
||||||
|
PORTS=s_axi_aresetn
|
||||||
|
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user