generated from maddiebusig/vivado-template-hog
Modify RGB PWM IP to use enable pulser instead of clock divider
This commit is contained in:
parent
8ffe9271f2
commit
631f46f339
@ -399,10 +399,6 @@
|
||||
end
|
||||
|
||||
// Add user logic here
|
||||
wire led_en;
|
||||
assign led_en = slv_reg1[0];
|
||||
assign led = led_en ? slv_reg0[7:0] : 0;
|
||||
|
||||
wire rst = ~S_AXI_ARESETN;
|
||||
|
||||
wire [15:0] duty_R = slv_reg0[15:0];
|
||||
@ -413,17 +409,18 @@
|
||||
wire [3:0] pwm_clk_mod = slv_reg3[11:8];
|
||||
wire pwm_oen = slv_reg3[0];
|
||||
|
||||
wire pwm_clk;
|
||||
wire pwm_clk_en;
|
||||
|
||||
conf_div clk_div (
|
||||
.clk_in(S_AXI_ACLK),
|
||||
.rst(S_AXI_ARESETN),
|
||||
clk_enable_pulser clkdiv_pulser (
|
||||
.clk(S_AXI_ACLK),
|
||||
.rst(rst),
|
||||
.sel(pwm_clk_mod),
|
||||
.clk_out(pwm_clk)
|
||||
.en_out(pwm_clk_en)
|
||||
);
|
||||
|
||||
pwm_core core_R(
|
||||
.clk(pwm_clk),
|
||||
.en(pwm_clk_en),
|
||||
.rst(rst),
|
||||
.duty(duty_R),
|
||||
.window_width(window_width),
|
||||
@ -433,6 +430,7 @@
|
||||
|
||||
pwm_core core_G(
|
||||
.clk(pwm_clk),
|
||||
.en(pwm_clk_en),
|
||||
.rst(rst),
|
||||
.duty(duty_G),
|
||||
.window_width(window_width),
|
||||
@ -442,6 +440,7 @@
|
||||
|
||||
pwm_core core_B(
|
||||
.clk(pwm_clk),
|
||||
.en(pwm_clk_en),
|
||||
.rst(rst),
|
||||
.duty(duty_B),
|
||||
.window_width(window_width),
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user