generated from maddiebusig/vivado-template-hog
Change IP packaging configuration to use manual clk config
This commit is contained in:
parent
a6e86c8f3c
commit
600eebbd11
@ -12,8 +12,13 @@ PORTS=s_axi_awaddr s_axi_awprot s_axi_awvalid s_axi_awready s_axi_wdata s_axi_ws
|
|||||||
|
|
||||||
[interface.s_axi_aclk]
|
[interface.s_axi_aclk]
|
||||||
INTERFACE=xilinx.com:signal:clock_rtl:1.0
|
INTERFACE=xilinx.com:signal:clock_rtl:1.0
|
||||||
INFER=true
|
ENABLEMENT_DEPENDENCY
|
||||||
PORTS=s_axi_aclk
|
INFER=false
|
||||||
|
MODE=slave
|
||||||
|
MAP.CLK=s_axi_aclk
|
||||||
|
PARAMETER.FREQ_HZ=100000000
|
||||||
|
PARAMETER.ASSOCIATED_RESET=s_axi_aresetn
|
||||||
|
PARAMETER.ASSOCIATED_BUSIF=s_axi
|
||||||
|
|
||||||
[interface.s_axi_aresetn]
|
[interface.s_axi_aresetn]
|
||||||
INTERFACE=xilinx.com:signal:reset_rtl:1.0
|
INTERFACE=xilinx.com:signal:reset_rtl:1.0
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user