2025-12-03 10:35:03 +00:00

7 lines
35 B
Verilog

module top_tv
finish
endmodule